Single Chip Transceiver 400-Pin TE-BGA

The DS3173 (triple) perform framing, formatting, and line transmission and reception. These devices contain integrated LIU(s), framer/formatter for M23 DS3, C-bit DS3, G.751 E3, G.832 E3, or a combination of the above signal formats. Each LIU has independent receive and transmit paths. The receiver LIU block performs clock and data recovery from a B3ZS- or HDB3-coded AMI signal and monitors for loss of the incoming signal, or can be bypassed for direct clock and data inputs. The receiver LIU block optionally performs B3ZS/HDB3 decoding. The transmitter LIU drives standard pulse-shape waveforms onto 75? coaxial cable or can be bypassed for direct clock and data outputs. The jitter attenuator can be placed in either transmit or receive data path when the LIU is enabled. The DS3/E3 framers transmit and receive serial data in properly formatted M23 DS3, C-bit DS3, G.751 E3, or G.832 E3 data streams. Unused functions can be powered down to reduce device power.

• Triple (DS3173) Single-Chip Transceiver for DS3 and E3
• All Four Devices are Pin Compatible for Ease of Port Density Migration in the Same Printed Circuit Board Platform
• Each Port Independently Configurable
• Performs Receive Clock/Data Recovery and Transmit Waveshaping for DS3 and E3
• Jitter Attenuator can be Placed Either in the Receive or Transmit Paths
• Interfaces to 75? Coaxial Cable at Lengths Up to 380 meters, or 1246 feet (DS3) or 440 meters, or 1443 feet (E3)
• Uses 1:2 Transformers on Both Tx and Rx On-Chip DS3 (M23 or C-Bit) and E3 (G.751 or G.832) Framer(s)
• Ports Independently Configurable for DS3, E3
• Built-In HDLC Controllers with 256-Byte FIFOs for the Insertion/Extraction of DS3 PMDL, G.751 Sn Bit, and G.832 NR/GC Bytes
• On-Chip BERTs for PRBS and Repetitive Pattern Generation, Detection, and Analysis
• Large Performance-Monitoring Counters for Accumulation Intervals of at Least 1 Second
• Flexible Overhead Insertion/Extraction Ports for DS3, E3 Framers
• Loopbacks Include Line, Diagnostic, Framer, Payload, and Analog with Capabilities to Insert AIS in the Directions Away from Loopback Directions
• Ports can be Disabled to Reduce Power
• Integrated Clock Rate Adapter to Generate the Remaining Internally Required 44.736MHz (DS3) and 34.368MHz (E3) from a Single Clock Reference Source at One of Three Standard Frequencies (DS3, E3, STS-1)
• Pin Compatible with the DS318x Family of Devices and the DS316x Family of Devices
• 8-/16-Bit Generic Microprocessor Interface
• Low-Power (~1.73W) 3.3V Operation (5V Tolerant I/O)
• Small High-Density Thermally Enhanced Plastic BGA Packaging (TE-PBGA) with 1.27mm Pitch
• Industrial Temperature Operation:-40°C to +85°C
• IEEE1149.1 JTAG Test Port