Товарно-сырьевая торговая площадка

FIFO Mem Sync Dual Depth/Width Uni-Dir 2K x 9 32-Pin PLCC

The CY7C42X1V is high-speed, low-power, FIFO memories with clocked read and write interfaces. All are nine bits wide. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering. These FIFOs have 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a Free-Running Clock (WCLK) and two Write Enable pins (WEN1, WEN2/LD). When WEN1 is LOW and WEN2/LD is HIGH, data is written into the FIFO on the rising edge of the WCLK signal. While WEN1, WEN2/LD is held active, data is continually written into the FIFO on each WCLK cycle. The output port is controlled in a similar manner by a Free-Running Read Clock (RCLK) and two Read Enable Pins (REN1, REN2). In addition, the CY7C42X1V has an Output Enable Pin (OE). The Read (RCLK) and Write (WCLK) clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 66 MHz are achievable. Depth expansion is possible using one enable input for system control, while the other enable is controlled by expansion logic to direct the flow of data.
  • High-speed, low-power, first-in, first-out (FIFO) memories
  • 64 x 9 (CY7C4421V)
  • 256 x 9 (CY7C4201V)
  • 512 x 9 (CY7C4211V)
  • 1K x 9 (CY7C4221V)
  • 2K x 9 (CY7C4231V)
  • 4K x 9 (CY7C4241V)
  • 8K x 9 (CY7C4251V)
  • High-speed 66-MHz operation (15-ns read/write cycle time)
  • Low power (ICC = 20 mA)
  • 3.3V operation for low power consumption and easy integration into low-voltage systems
  • 5V-tolerant inputs VIH max = 5V
  • Fully asynchronous and simultaneous read and write operation
  • Empty, Full, and Programmable Almost Empty and Almost Full status flags
  • TTL compatible
  • Output Enable (OE) pin
  • Independent read and write enable pins
  • Center power and ground pins for reduced noise
  • Width expansion capability
  • Space saving 32-pin 7 mm × 7 mm TQFP
  • 32-pin PLCC
  • Available in Pb-Free Packages

Характеристики

Бренд Rochester Electronics
Bus Directional Uni-Directional
Maximum O 3.6 V
Retransmi Нет
Max Proce 260
Expansion Type Depth|Width
Density 18 Kb
Organization 2Kx9
Configuration Dual
Fwft Support Нет
Programma Да
Minimum O 3 V
Lead Finish Matte Tin
Supplier PLCC
Msl Level 3
Expansion Да
Screening Level Commercial
Typical O 3.3000 V
Рабочая температура 0 to 70 °C
Описание продукта 14.05 x 11.51 x 2.67 mm
Data Bus Width 9 Bit
Timing Type Synchronous
Schedule B 8542320070
HTSN 8542320071
Maximum O 20 mA
Maximum C 66.7 MHz
Maximum R 11 ns
Страна происхождения United States
SKU: CY7C4231V-15JXC Поставщик: по запросу