DRAM Module SDRAM 64Mbyte 168UDIMM Tray

The Micron MT4LSDT864A is high-speed CMOS, dynamic random access, 32MB, 64MB, and 128MB memory modules organized in a x64 configuration. These modules use SDRAM devices which are internally configured as quad-bank DRAMs with a synchronous interface (all signals are registered on the positive edge of the clock signals CK). Read and write accesses to the SDRAM module are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed (BA0, BA1 select the device bank, A0–A11 for 32MB and 64MB; A0–A12 for 128MB select the device row). The address bits registered coincident with the READ or WRITE command (A0–A7 for 32MB; A0–A8 for 64MB and 128MB) are used to select the starting device column location for the burst access. These modules provide for programmable READ or WRITE burst lengths of 1, 2, 4, or 8 locations, or the full page with a burst terminate option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. These modules use an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one device bank while accessing one of the other three device banks will hide the PRECHARGE cycles and provide seamless, high-speed, random access operation. These modules are designed to operate in 3.3V, low-power memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs, outputs, and clocks are LVTTL- compatible. SDRAM modules offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column address generation, the ability to interleave between internal banks in order to hide precharge time, and the capability to randomly change column addresses on each clock cycle during a burst access.

• 168-pin, dual in-line memory module (DIMM)
• PC100- and PC133-compliant
• Unbuffered
• 32MB (4 Meg x 64)2, 64MB (8 Meg x 64), 128MB (16 Meg x 64)
• Single +3.3V power supply
• Fully synchronous; all signals registered on positive edge of system clock
• Internal pipelined operation; column address can be changed every clock cycle
• Internal SDRAM banks for hiding row access/ precharge
• Programmable burst lengths: 1, 2, 4, 8, or full page
• Auto precharge, includes CONCURRENT AUTO PRECHARGE and auto refresh modes
• Self refresh mode: 64ms, 4,096-cycle refresh for 32MB and 64MB; 64ms, 8,192-cycle refresh for 128MB
• LVTTL-compatible inputs and outputs
• Serial presence-detect (SPD)
• Gold edge contacts